Optimizing Clustered Cell-Free Networking for Sum Ergodic Capacity Maximization with Joint Processing Constraint
Funing Xia, Junyuan Wang, Lin Dai

TL;DR
This paper proposes a novel hierarchical algorithm for clustered cell-free networks that maximizes sum ergodic capacity under processing constraints, achieving near-optimal performance with reduced computational complexity.
Contribution
It introduces a bisection-based hierarchical algorithm for network decomposition, transforming a complex NP-hard problem into a tractable convex programming solution.
Findings
The BC^2F-Net algorithm significantly reduces computational complexity.
It achieves nearly the same capacity as exhaustive methods.
It outperforms existing benchmarks with up to 25% capacity gain.
Abstract
Clustered cell-free networking has been considered as an effective scheme to trade off between the low complexity of current cellular networks and the superior performance of fully cooperative networks. With clustered cell-free networking, the wireless network is decomposed into a number of disjoint parallel operating subnetworks with joint processing adopted inside each subnetwork independently for intra-subnetwork interference mitigation. Different from the existing works that aim to maximize the number of subnetworks without considering the limited processing capability of base-stations (BSs), this paper investigates the clustered cell-free networking problem with the objective of maximizing the sum ergodic capacity while imposing a limit on the number of user equipments (UEs) in each subnetwork to constrain the joint processing complexity. By successfully transforming the…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsInterconnection Networks and Systems · Low-power high-performance VLSI design · VLSI and FPGA Design Techniques
