Inter-Event Time Power Laws in Heterogeneous Systems
Federico Ettori, Timothy J. Sluckin, Paolo Biscari

TL;DR
This study reveals that in disordered magnetic systems, the distribution of times between spin flips shifts from exponential in pure systems to power-law in defective ones, highlighting complex relaxation behaviors akin to glassy dynamics.
Contribution
It demonstrates how static disorder causes a transition from exponential to power-law inter-event time distributions in spin systems, revealing new insights into disordered magnetic dynamics.
Findings
Pure systems exhibit exponential IET distributions.
Disordered systems show power-law IET distributions at high temperatures.
At low temperatures, all systems display a universal power-law IET distribution.
Abstract
We investigate the dynamic behavior of spin reversal events in the dilute Ising model, focusing on the influence of static disorder introduced by pinned spins. Our Monte Carlo simulations reveal that in a homogeneous, defect-free system, the inter-event time (IET) between local spin flips follows an exponential distribution, characteristic of Poissonian processes. However, in heterogeneous systems where defects are present, we observe a significant departure from this behavior. At high temperatures, the IET exhibits a power-law distribution resulting from the interplay of spins located in varying potential environments, where defect density influences reversal probabilities. At low temperatures, all site classes converge to a unique power-law distribution, regardless of their potential, leading to distinct critical exponents for the high- and low-temperature regimes. This transition…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsRadiation Effects in Electronics · Quantum Computing Algorithms and Architecture · Low-power high-performance VLSI design
