Web-Based Simulator of Superscalar RISC-V Processors
Jiri Jaros, Michal Majer, Jakub Horky, Jan Vavra
TL;DR
This paper introduces a web-based simulator designed to help students and professionals learn about superscalar RISC-V processors, offering customizable architectures, full C support, and detailed statistics for comprehensive understanding.
Contribution
It presents a novel, accessible online tool for simulating superscalar RISC-V processors with extensive customization and educational features.
Findings
Supports detailed runtime analysis of processor performance
Enables hands-on learning of HW/SW co-design and HPC optimization
Provides a user-friendly interface for educational purposes
Abstract
Mastering computational architectures is essential for developing fast and power-efficient programs. Our advanced simulator empowers both IT students and professionals to grasp the fundamentals of superscalar RISC-V processors, HW/SW co-design and HPC optimization techniques. With customizable processor and memory architecture, full C compiler support, and detailed runtime statistics, this tool offers a comprehensive learning experience. Enjoy the convenience of a modern, web-based GUI to enhance your understanding and skills.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Code & Models
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsReal-time simulation and control systems · Parallel Computing and Optimization Techniques