Time Dependent Dielectric Breakdown in 4H-SiC power MOSFETs under positive and negative gate-bias and gate-current stresses at 200{\deg}C
P. Fiorenza, F. Cordiano, S. M. Alessandrino, A. Russo, E. Zanetti, M., Saggio, C. Bongiorno, F. Giannazzo, F. Roccaforte

TL;DR
This paper investigates the time-dependent dielectric breakdown in 4H-SiC power MOSFETs under various gate-bias and gate-current stresses at 200°C, providing insights into device reliability under different stress conditions.
Contribution
It introduces a study of TDDB in 4H-SiC MOSFETs considering both positive and negative gate-bias and current stresses at elevated temperature.
Findings
Different stress conditions affect dielectric lifetime.
Positive and negative biases have distinct breakdown behaviors.
Temperature influences the dielectric breakdown process.
Abstract
The gate oxide lifetime in 4H-SiC power MOSFETs is typically assessed at fixed and constant gate bias stress, monitoring the time-dependent dielectric breakdown (TDDB).
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsSilicon Carbide Semiconductor Technologies · Semiconductor materials and devices · Multilevel Inverters and Converters
