QOPS: A Compiler Framework for Quantum Circuit Simulation Acceleration with Profile Guided Optimizations
Yu-Tsung Wu, Po-Hsuan Huang, Kai-Chieh Chang, Chia-Heng Tu, and Shih-Hao Hung

TL;DR
This paper introduces QOPS, a quantum compiler framework that uses profile-guided optimizations to accelerate quantum circuit simulations, significantly reducing simulation time and improving efficiency.
Contribution
QOPS is the first to apply profile-guided optimization techniques to quantum circuit simulation, enabling automatic performance improvements based on collected profiling data.
Findings
Simulator-specific PGO accelerates simulation by 1.19x.
Hardware-independent PGO achieves 16% speedup with 63x less compilation time.
PGO outperforms brute force optimization in quantum circuit simulation.
Abstract
Quantum circuit simulation is important in the evolution of quantum software and hardware. Novel algorithms can be developed and evaluated by performing quantum circuit simulations on classical computers before physical quantum computers are available. Unfortunately, compared with a physical quantum computer, a prolonged simulation time hampers the rapid development of quantum algorithms. Inspired by the feedback-directed optimization scheme used by classical compilers to improve the generated code, this work proposes a quantum compiler framework QOPS to enable profile-guided optimization (PGO) for quantum circuit simulation acceleration. The QOPS compiler instruments a quantum simulator to collect performance data during the circuit simulation and it then generates the optimized version of the quantum circuit based on the collected data. Experimental results show the PGO can…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsQuantum Computing Algorithms and Architecture · Parallel Computing and Optimization Techniques · Low-power high-performance VLSI design
