Cross-Detection and Dual-Side Monitoring Schemes for FPGA-Based High-Accuracy and High-Precision Time-to-Digital Converters
Daehee Lee, Minseok Yi, Sun Il Kwon

TL;DR
This paper introduces a novel FPGA-based TDC design with cross-detection and dual-side monitoring techniques, achieving high timing resolution, improved linearity, and stability for applications like ultra-high coincidence timing measurements.
Contribution
The paper presents two innovative techniques—cross-detection and dual-side monitoring—for FPGA-based TDCs, enhancing accuracy, stability, and resource efficiency over conventional designs.
Findings
Average bin size of 6.1 ps achieved
Root mean square timing resolution of 3.8 ps
Superior linearity and stability demonstrated
Abstract
This study presents a novel field-programmable gate array (FPGA)-based Time-to-Digital Converter (TDC) design suitable for high timing resolution applications, utilizing two new techniques. First, a cross-detection (CD) method is introduced that minimizes the occurrence of bubbles, which cause inaccuracy in the timing measurement of a TDC in thermometer codes, by altering the conventional sampling pattern, thereby yielding an average bin size half of its typical size. The second technique employs dual-side monitoring (DSM) of thermometer codes, including end-of-propagation (EOP) and start-of-propagation (SOP). Distinct from conventional TDCs, which focus solely on SOP thermometer codes, this technique utilizes EOP to calibrate SOP, simultaneously enhancing time resolution and the TDC's stability against changes in temperature and location. The proposed DSM scheme necessitates only an…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsNetwork Time Synchronization Technologies · Engineering and Test Systems · Advancements in PLL and VCO Technologies
