GUST: Graph Edge-Coloring Utilization for Accelerating Sparse Matrix Vector Multiplication
Armin Gerami, Bahar Asgari

TL;DR
GUST is a hardware/software co-design that improves sparse matrix-vector multiplication performance by separating multipliers and adders, enabling resource sharing and using a novel edge-coloring scheduling algorithm to reduce collisions.
Contribution
GUST introduces a novel hardware/software co-design with separated hardware units and an edge-coloring scheduling algorithm to enhance hardware utilization in SpMV.
Findings
Achieves an average hardware utilization of 33.67%.
Effectively reduces resource collisions in sparse matrix processing.
Outperforms prior domain-specific architectures on real-world datasets.
Abstract
Sparse matrix-vector multiplication (SpMV) plays a vital role in various scientific and engineering fields, from scientific computing to machine learning. Traditional general-purpose processors often fall short of their peak performance with sparse data, leading to the development of domain-specific architectures to enhance SpMV. Yet, these specialized approaches, whether tailored explicitly for SpMV or adapted from matrix-matrix multiplication accelerators, still face challenges in fully utilizing hardware resources as a result of sparsity. To tackle this problem, we introduce GUST, a hardware/software co-design, the key insight of which lies in separating multipliers and adders in the hardware, thereby enabling resource sharing across multiple rows and columns, leading to efficient hardware utilization and ameliorating negative performance impacts from sparsity. Resource sharing,…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsInterconnection Networks and Systems · VLSI and FPGA Design Techniques · Low-power high-performance VLSI design
