Enhancing Attack Resilience in Real-Time Systems through Variable Control Task Sampling Rates
Arkaprava Sain, Sunandan Adhikary, Ipsita Koley, Soumyajit Dey

TL;DR
This paper introduces a novel scheduling framework that dynamically varies control task sampling rates and randomizes schedules to prevent timing inference attacks in real-time cyber-physical systems, maintaining safety and performance.
Contribution
It presents the first combined approach of attack-aware schedule randomization with control and scheduling integrity preservation for real-time systems.
Findings
Effective reduction in attack success rate demonstrated on automotive benchmarks.
The MAARS framework maintains control performance while enhancing attack resilience.
Validated via Hardware-in-the-Loop experiments.
Abstract
Cyber-physical systems (CPSs) in modern real-time applications integrate numerous control units linked through communication networks, each responsible for executing a mix of real-time safety-critical and non-critical tasks. To ensure predictable timing behaviour, most safety-critical tasks are scheduled with fixed sampling periods, which supports rigorous safety and performance analyses. However, this deterministic execution can be exploited by attackers to launch inference-based attacks on safety-critical tasks. This paper addresses the challenge of preventing such timing inference or schedule-based attacks by dynamically adjusting the execution rates of safety-critical tasks while maintaining their performance. We propose a novel schedule vulnerability analysis methodology, enabling runtime switching between valid schedules for various control task sampling rates. Leveraging this…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsReal-Time Systems Scheduling · Vehicular Ad Hoc Networks (VANETs) · Embedded Systems Design Techniques
