vLSM: Low tail latency and I/O amplification in LSM-based KV stores
Giorgos Xanthakis, Antonios Katsarakis, Giorgos Saloustros, and, Angelos Bilas

TL;DR
vLSM is a novel key-value store design that significantly reduces tail latency and write stalls without increasing memory or I/O amplification, by optimizing compaction strategies in LSM trees.
Contribution
The paper introduces vLSM, a new LSM-based KV store design that improves tail latency and reduces write stalls through innovative compaction chain management.
Findings
vLSM reduces P99 tail latency by up to 4.8x for writes.
vLSM reduces cumulative write stalls by up to 60%.
vLSM slightly improves I/O amplification at the same memory budget.
Abstract
LSM-based key-value (KV) stores are an important component in modern data infrastructures. However, they suffer from high tail latency, in the order of several seconds, making them less attractive for user-facing applications. In this paper, we introduce the notion of compaction chains and we analyse how they affect tail latency. Then, we show that modern designs reduce tail latency, by trading I/O amplification or require large amounts of memory. Based on our analysis, we present vLSM, a new KV store design that improves tail latency significantly without compromising on memory or I/O amplification. vLSM reduces (a) compaction chain width by using small SSTs and eliminating the tiering compaction required in L0 by modern systems and (b) compaction chain length by using a larger than typical growth factor between L1 and L2 and introducing overlap-aware SSTs in L1. We implement vLSM in…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Data Storage Technologies · Parallel Computing and Optimization Techniques · Cellular Automata and Applications
