Near-optimal Size Linear Sketches for Hypergraph Cut Sparsifiers
Sanjeev Khanna, Aaron L. Putterman, Madhu Sudan

TL;DR
This paper develops nearly optimal linear sketching methods for hypergraph cut sparsifiers, achieving improved space complexity and matching lower bounds, advancing dynamic streaming algorithms for hypergraph sparsification.
Contribution
Introduces a nearly-matching upper and lower bound for linear sketching of hypergraph cut sparsifiers, improving space complexity bounds and providing a dynamic streaming algorithm.
Findings
Linear sketch of size $ ilde{O}(n r ext{log}(m) / ext{epsilon}^2)$ bits suffices for hypergraph sparsification.
Improves previous space bounds from $ ilde{O}(n r^2 ext{log}^4(m) / ext{epsilon}^2)$ bits.
Lower bound of $ ilde{ ext{Omega}}(n r ext{log}(m/n) / ext{log}(n))$ bits matches the upper bound dependence on $r$ and $ ext{log}(m)$.
Abstract
A -sparsifier of a hypergraph is a (weighted) subgraph that preserves the value of every cut to within a -factor. It is known that every hypergraph with vertices admits a -sparsifier with hyperedges. In this work, we explore the task of building such a sparsifier by using only linear measurements (a \emph{linear sketch}) over the hyperedges of , and provide nearly-matching upper and lower bounds for this task. Specifically, we show that there is a randomized linear sketch of size bits which with high probability contains sufficient information to recover a cut-sparsifier with hyperedges for any hypergraph with at most edges each of which has arity bounded by . This immediately gives a dynamic…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsVLSI and FPGA Design Techniques · Low-power high-performance VLSI design · Parallel Computing and Optimization Techniques
