High-Resolution, Multi-Channel FPGA-Based Time-to-Digital Converter
Balazs Jakli, Adam Rak, Gyorgy Cserey

TL;DR
This paper introduces a high-resolution, multi-channel FPGA-based time-to-digital converter with 5 ps resolution, capable of supporting 80-100 channels, suitable for industrial applications.
Contribution
It presents a novel FPGA-based TDC design with significantly improved accuracy and configurable parameters, using accessible and inexpensive components.
Findings
Achieved 5 ps resolution in TDC measurements.
Supported 80-100 channels on a single FPGA.
Verified performance with experimental measurements.
Abstract
In this paper we present a novel high-resolution multi-channel FPGA-based time-to-digital converter (TDC). We designed and implemented a complex electronic circuit on the FPGA, whose overall accuracy is several orders of magnitude greater than the accuracy of the FPGA used in digital mode. Our sensor device contains simple circuit elements that are cheap and easily accessible (Xilinx Spartan 3 and Spartan 6). Using our design, many channels (80-100 channels) can be implemented on a larger FPGA. The prototype of our TDC has been implemented and functionally verified by experiments and measurements. By a certified pulse generator 20 ps precision has been measured over the range of 3 ns. Using more precise clock signal this range may be extended. The achieved resolution is 5 ps. Its resolution, channel number and range can be configured dynamically, which makes it suitable for effective…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvancements in PLL and VCO Technologies · Network Time Synchronization Technologies · Engineering and Test Systems
