Sub-mW 30GHz Variable-Gain LNA in 22nm FDSOI CMOS for Low-Power Tapered mm-Wave 5G/6G Phased-Array Receivers
M. Spasaro, D. Zito

TL;DR
This paper presents a low-power, 30GHz variable-gain LNA in 22nm FDSOI CMOS, optimized for mm-wave 5G/6G phased-array receivers, achieving high gain, low power consumption, and compact size.
Contribution
It introduces a novel low-power VG-LNA design for 30GHz phased-array systems, demonstrating significant power efficiency and integration advantages.
Findings
Peak gain of 16 dB in high-gain mode
Power consumption under 1 mW
Compact chip area of 0.20 x 0.22 mm²
Abstract
Next-generation cellular systems require low-power mm-wave phased-array ICs. Variable-gain LNAs (VG-LNAs) are key blocks enabling reduced hardware complexity, performance improvement and added functionalities. This paper reports a low-power 30GHz VG-LNA for mm-wave 5G/6G phased-array ICs, with a gain control of 8 dB for 18dB Taylor taper in a 30GHz 8x8 antenna array. The VG-LNA exhibits a peak gain of 16 dB in the high-gain state, consumes less than 1 mW and occupies an area of 0.20 x 0.22 mm2.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsRadio Frequency Integrated Circuit Design · Microwave Engineering and Waveguides · Millimeter-Wave Propagation and Modeling
