Feature-oriented Test Case Selection and Prioritization During the Evolution of Highly-Configurable Systems
Willian D. F. Mendon\c{c}a, Wesley K. G. Assun\c{c}\~ao, Silvia R., Vergilio

TL;DR
This paper introduces FeaTestSelPrio, a feature-oriented approach for selecting and prioritizing test cases in highly-configurable systems during evolution, improving failure detection and reducing testing costs.
Contribution
It proposes a novel feature-based method linking test cases to feature implementations, enhancing test selection and prioritization over existing variability model-based approaches.
Findings
Better failure detection than baseline methods
Reduces testing time by approximately 50%
Significantly decreases test budget in failed commits
Abstract
Testing Highly Configurable Systems (HCSs) is a challenging task, especially in an evolution scenario where features are added, changed, or removed, which hampers test case selection and prioritization. Existing work is usually based on the variability model, which is not always available or updated. Yet, the few existing approaches rely on links between test cases and changed files (or lines of code), not considering how features are implemented, usually spread over several and unchanged files. To overcome these limitations, we introduce FeaTestSelPrio, a feature-oriented test case selection and prioritization approach for HCSs. The approach links test cases to feature implementations, using HCS pre-processor directives, to select test cases based on features affected by changes in each commit. After, the test cases are prioritized according to the number of features they cover. Our…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsEmbedded Systems Design Techniques · Software Testing and Debugging Techniques · VLSI and Analog Circuit Testing
