Learning the expressibility of quantum circuit ansatz using transformer
Fei Zhang, Jie Li, Zhimin He, Haozhen Situ

TL;DR
This paper introduces a transformer-based approach to predict the expressibility of quantum circuit ansatze, aiding in quantum architecture search by efficiently evaluating the diversity of quantum states.
Contribution
It presents a novel application of transformer models to predict quantum circuit expressibility, facilitating faster and more effective quantum architecture design.
Findings
Transformer model achieves high accuracy in predicting expressibility.
Model demonstrates robustness across different expressibility measures.
The approach accelerates quantum architecture search processes.
Abstract
With the exponentially faster computation for certain problems, quantum computing has garnered significant attention in recent years. Variational quantum algorithms are crucial methods to implement quantum computing, and an appropriate task-specific quantum circuit ansatz can effectively enhance the quantum advantage of VQAs. However, the vast search space makes it challenging to find the optimal task-specific ansatz. Expressibility, quantifying the diversity of quantum circuit ansatz states to explore the Hilbert space effectively, can be used to evaluate whether one ansatz is superior to another. In this work, we propose using a transformer model to predict the expressibility of quantum circuit ansatze. We construct a dataset containing random PQCs generated by the gatewise pipeline, with varying numbers of qubits and gates. The expressibility of the circuits is calculated using three…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsQuantum Computing Algorithms and Architecture · Advancements in Semiconductor Devices and Circuit Design · Low-power high-performance VLSI design
