Bayesian Parameterized Quantum Circuit Optimization (BPQCO): A task and hardware-dependent approach
Alexander Ben\'itez-Buenache, Queralt Portell-Montserrat

TL;DR
This paper introduces BPQCO, a Bayesian optimization method for designing problem- and hardware-specific parameterized quantum circuits to improve performance in quantum algorithms, considering noise effects.
Contribution
It presents a novel Bayesian optimization strategy for tailoring PQCs to specific problems and hardware, including noise mitigation techniques.
Findings
Optimized PQCs improve classification accuracy.
Design choices significantly impact quantum algorithm performance.
Noise mitigation strategies enhance circuit robustness.
Abstract
Variational quantum algorithms (VQA) have emerged as a promising quantum alternative for solving optimization and machine learning problems using parameterized quantum circuits (PQCs). The design of these circuits influences the ability of the algorithm to efficiently explore the solution space and converge to more optimal solutions. Choosing an appropriate circuit topology, gate set, and parameterization scheme is determinant to achieve good performance. In addition, it is not only problem-dependent, but the quantum hardware used also has a significant impact on the results. Therefore, we present BPQCO, a Bayesian Optimization-based strategy to search for optimal PQCs adapted to the problem to be solved and to the characteristics and limitations of the chosen quantum hardware. To this end, we experimentally demonstrate the influence of the circuit design on the performance obtained for…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsQuantum Computing Algorithms and Architecture · Parallel Computing and Optimization Techniques · Low-power high-performance VLSI design
