RLPlanner: Reinforcement Learning based Floorplanning for Chiplets with Fast Thermal Analysis
Yuanyuan Duan, Xingchen Liu, Zhiping Yu, Hanming Wu, Leilai Shao and, Xiaolei Zhu

TL;DR
RLPlanner is an innovative reinforcement learning-based tool for chiplet floorplanning that integrates a fast thermal evaluation method, significantly reducing computation time while optimizing wirelength and temperature.
Contribution
The paper introduces RLPlanner, a novel reinforcement learning approach combined with a fast thermal evaluation method for efficient chiplet floorplanning.
Findings
Achieves a mean absolute error of 0.25 K in thermal estimation.
Provides over 120x speed-up compared to HotSpot.
Improves objective optimization by 20.28% over simulated annealing.
Abstract
Chiplet-based systems have gained significant attention in recent years due to their low cost and competitive performance. As the complexity and compactness of a chiplet-based system increase, careful consideration must be given to microbump assignments, interconnect delays, and thermal limitations during the floorplanning stage. This paper introduces RLPlanner, an efficient early-stage floorplanning tool for chiplet-based systems with a novel fast thermal evaluation method. RLPlanner employs advanced reinforcement learning to jointly minimize total wirelength and temperature. To alleviate the time-consuming thermal calculations, RLPlanner incorporates the developed fast thermal evaluation method to expedite the iterations and optimizations. Comprehensive experiments demonstrate that our proposed fast thermal evaluation method achieves a mean absolute error (MAE) of 0.25 K and delivers…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
Topics3D IC and TSV technologies · VLSI and FPGA Design Techniques · Low-power high-performance VLSI design
