Programmable electrical coupling between stochastic magnetic tunnel junctions
Sidra Gibeault, Temitayo N. Adeyeye, Liam A. Pocher, Daniel P., Lathrop, Matthew W. Daniels, Mark D. Stiles, Jabez J. McClelland, William A., Borders, Jason T. Ryan, Philippe Talatchian, Ursula Ebels, Advait Madhavan

TL;DR
This paper demonstrates a scalable analog unit cell with programmable electrical coupling between stochastic magnetic tunnel junctions, enabling flexible and tunable correlations for probabilistic computing applications like simulated annealing.
Contribution
It introduces a practical, tunable coupling circuit for $p$-bits that overcomes previous limitations in tunability and energy efficiency, advancing probabilistic computing hardware.
Findings
Achieved programmable coupling with a 1us time constant, faster than SMTJ dwell times.
Enabled both positive and negative correlations over a wide range.
Demonstrated coupling across devices with varying timescales.
Abstract
Superparamagnetic tunnel junctions (SMTJs) are promising sources of randomness for compact and energy efficient implementations of probabilistic computing techniques. Augmenting an SMTJ with electronic circuits, to convert the random telegraph fluctuations of its resistance state to stochastic digital signals, gives a basic building block known as a probabilistic bit or -bit. Though scalable probabilistic computing methods connecting -bits have been proposed, practical implementations are limited by either minimal tunability or energy inefficient microprocessors-in-the-loop. In this work, we experimentally demonstrate the functionality of a scalable analog unit cell, namely a pair of -bits with programmable electrical coupling. This tunable coupling is implemented with operational amplifier circuits that have a time constant of approximately 1us, which is faster than the mean…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsFerroelectric and Negative Capacitance Devices · Error Correcting Code Techniques · Low-power high-performance VLSI design
