A Golden-Free Formal Method for Trojan Detection in Non-Interfering Accelerators
Anna Lena Duque Ant\'on, Johannes M\"uller, Lucas Deutschmann,, Mohammad Rahmani Fadiheh, Dominik Stoffel, Wolfgang Kunz

TL;DR
This paper introduces a formal verification approach for detecting hardware Trojans in non-interfering accelerators at RTL, eliminating the need for golden models and ensuring exhaustive detection of all sequential Trojans, including side-channel threats.
Contribution
A novel formal method for Trojan detection in non-interfering accelerators that does not rely on golden models or detailed specifications, enabling comprehensive pre-silicon security verification.
Findings
Successfully detects all sequential HTs in tested accelerators
Effective against complex trigger and payload Trojans
Does not require golden models or functional specifications
Abstract
The threat of hardware Trojans (HTs) in security-critical IPs like cryptographic accelerators poses severe security risks. The HT detection methods available today mostly rely on golden models and detailed circuit specifications. Often they are specific to certain HT payload types, making pre-silicon verification difficult and leading to security gaps. We propose a novel formal verification method for HT detection in non-interfering accelerators at the Register Transfer Level (RTL), employing standard formal property checking. Our method guarantees the exhaustive detection of any sequential HT independently of its payload behavior, including physical side channels. It does not require a golden model or a functional specification of the design. The experimental results demonstrate efficient and effective detection of all sequential HTs in accelerators available on Trust-Hub, including…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsPhysical Unclonable Functions (PUFs) and Hardware Security · Cryptographic Implementations and Security · VLSI and Analog Circuit Testing
