Co-Designed Superconducting Architecture for Lattice Surgery of Surface Codes with Quantum Interface Routing Card
Charles Guinn, Samuel Stein, Esin Tureci, Guus Avis, Chenxu Liu,, Stefan Krastanov, Andrew A. Houck, Ang Li

TL;DR
This paper introduces QuIRC, a superconducting quantum interface routing card that enhances the scalability and connectivity of surface code modules for quantum computing within a single dilution refrigerator.
Contribution
The paper presents QuIRC, a novel hardware architecture that enables multi-chip surface code modules with improved inter-chip communication and reduced circuit complexity.
Findings
Reduces ancilla patch size by up to 77.8%.
Decreases transpilation layer size by 51.9%.
Enables scalable multi-chip quantum architectures.
Abstract
Facilitating the ability to achieve logical qubit error rates below physical qubit error rates, error correction is anticipated to play an important role in scaling quantum computers. While many algorithms require millions of physical qubits to be executed with error correction, current superconducting qubit systems contain only hundreds of physical qubits. One of the most promising codes on the superconducting qubit platform is the surface code, requiring a realistically attainable error threshold and the ability to perform universal fault-tolerant quantum computing with local operations via lattice surgery and magic state injection. Surface code architectures easily generalize to single-chip planar layouts, however space and control hardware constraints point to limits on the number of qubits that can fit on one chip. Additionally, the planar routing on single-chip architectures leads…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsQuantum Computing Algorithms and Architecture · Advanced Data Storage Technologies · Ferroelectric and Negative Capacitance Devices
