PEak: A Single Source of Truth for Hardware Design and Verification
Caleb Donovick, Ross Daly, Jackson Melchert, Lenny Truong, Priyanka, Raina, Pat Hanrahan, Clark Barrett

TL;DR
PEak is an open-source hardware language that unifies design, specification, and verification models, enhancing productivity and verification while supporting early design exploration and automated synthesis.
Contribution
PEak introduces a unified language serving as a single source of truth for hardware design, specifications, and verification, enabling advanced exploration and synthesis techniques.
Findings
PEak has been adopted in multiple academic projects.
RTL generated by PEak has been fabricated in three hardware accelerators.
Formal capabilities of PEak enable novel design exploration and automation.
Abstract
Domain-specific languages for hardware can significantly enhance designer productivity, but sometimes at the cost of ease of verification. On the other hand, ISA specification languages are too static to be used during early stage design space exploration. We present PEak, an open-source hardware design and specification language, which aims to improve both design productivity and verification capability. PEak does this by providing a single source of truth for functional models, formal specifications, and RTL. PEak has been used in several academic projects, and PEak-generated RTL has been included in three fabricated hardware accelerators. In these projects, the formal capabilities of PEak were crucial for enabling both novel design space exploration techniques and automated compiler synthesis.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsEmbedded Systems Design Techniques · Formal Methods in Verification · VLSI and Analog Circuit Testing
