CiFHER: A Chiplet-Based FHE Accelerator with a Resizable Structure

TL;DR

CiFHER is a chiplet-based FHE accelerator with a flexible, resizable architecture that reduces power and cost while maintaining high performance, enabling practical deployment of fully homomorphic encryption.

Contribution

It introduces a novel chiplet-based, resizable FHE accelerator with a composable functional unit and optimized data mapping, addressing resource and interconnect challenges.

Findings

Achieves performance comparable to monolithic ASICs.

Reduces package-wide power consumption.

Lowers manufacturing costs.

Abstract

Fully homomorphic encryption (FHE) is in the spotlight as a definitive solution for privacy, but the high computational overhead of FHE poses a challenge to its practical adoption. Although prior studies have attempted to design ASIC accelerators to mitigate the overhead, their designs require excessive chip resources (e.g., areas) to contain and process massive data for FHE operations. We propose CiFHER, a chiplet-based FHE accelerator with a resizable structure, to tackle the challenge with a cost-effective multi-chip module (MCM) design. First, we devise a flexible core architecture whose configuration is adjustable to conform to the global organization of chiplets and design constraints. Its distinctive feature is a composable functional unit providing varying computational throughput for the number-theoretic transform, the most dominant function in FHE. Then, we establish generalized data mapping methodologies to minimize the interconnect overhead when organizing the chips into the MCM package in a tiled manner, which becomes a significant bottleneck due to the packaging constraints. This study demonstrates that a CiFHER package composed of a number of compact chiplets provides performance comparable to state-of-the-art monolithic ASIC accelerators while significantly reducing the package-wide power consumption and manufacturing cost.