Xenos: Dataflow-Centric Optimization to Accelerate Model Inference on Edge Devices
Zhang Runhua, Jiang Hongxu, Tian Fangzheng, Geng Jinkun, Li Xiaobin,, Ma Yuhang, Zhu Chenhui, Dong Dong, Li Xin, Wang Haojie

TL;DR
Xenos introduces a dataflow-centric optimization framework for edge device model inference, significantly improving performance over prior operator-centric methods and extending to distributed multi-device setups.
Contribution
It proposes a novel dataflow-centric optimization approach with operator linking and DSP-aware splitting, outperforming existing frameworks like TVM and enabling distributed inference.
Findings
Reduces inference time by up to 84.9% with vertical optimization.
Achieves up to 96.2% speedup through horizontal dataflow optimization.
Outperforms TVM by 3.22x to 17.92x in inference speed.
Abstract
Edge computing has been emerging as a popular scenario for model inference. However, the inference performance on edge devices (e.g., Multi-Core DSP, FGPA, etc.) suffers from inefficiency due to the lack of highly optimized inference frameworks. Previous model inference frameworks are mainly developed in an operator-centric way, which provides insufficient acceleration to edge-based inference. Besides, the operator-centric framework incurs significant costs for continuous development and maintenance. In this paper, we propose Xenos, which can automatically conduct dataflow-centric optimization of the computation graph and accelerate inference in two dimensions. Vertically, Xenos develops operator linking technique to improve data locality by restructuring the inter-operator dataflow. Horizontally, Xenos develops DSP-aware operator split technique to enable higher parallelism across…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Memory and Neural Computing · Ferroelectric and Negative Capacitance Devices · IoT and Edge/Fog Computing
