Verification of crossbar-based lattice through modeling technique
Rajesh Kumar Datta (Dept. of Electrical, Computer Engineering, University of Texas at Dallas Dallas, Texas, USA)

TL;DR
This paper proposes a verification method for crossbar-based lattice structures used in implementing Boolean functions, aiming to support future electronic design alternatives as Moore's law approaches its limits.
Contribution
It introduces a novel verification technique specifically for crossbar-based Boolean logic lattices, addressing a gap in design validation methods for this emerging technology.
Findings
Verification method successfully implemented
Applicable to various crossbar-based Boolean functions
Supports reliable design of future nanoelectronic circuits
Abstract
The use of Nano crossbar-based switching lattice implementation of Boolean functions has been proposed as an alternative to traditional CMOS-based implementations in digital circuits. As Moore law is expected to come to an end soon, the use of crossbar-based switching lattice implementation may be a solution to meet the demands of future electronic designs. In recent years, various methods and tools have been proposed for implementing boolean functions with crossbar structures. In this work, a method for verifying crossbar-based lattice has been proposed and implemented. This kind of verification will be necessary for any design that utilizes this crossbar-based implementation of boolean logic.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsVLSI and Analog Circuit Testing · Semiconductor materials and devices · Radiation Effects in Electronics
