Single-shot error mitigation by coherent Pauli checks
Ewout van den Berg, Sergey Bravyi, Jay M. Gambetta, Petar Jurcevic,, Dmitri Maslov, Kristan Temme

TL;DR
This paper introduces Coherent Pauli Checks (CPCs), a method for error detection in Clifford circuits on noisy quantum processors, improving sampling accuracy without full error correction.
Contribution
The paper presents a simple formula for logical error probability with CPCs, demonstrates their efficiency on limited connectivity hardware, and reports experimental validation with up to 10 qubits.
Findings
Logical error probability approaches 7εn/5 with many checks
CPCs require only a modest increase in CNOT gates for limited connectivity
Experimental results show significant error reduction in sampling tasks
Abstract
Generating samples from the output distribution of a quantum circuit is a ubiquitous task used as a building block of many quantum algorithms. Here we show how to accomplish this task on a noisy quantum processor lacking full-blown error correction for a special class of quantum circuits dominated by Clifford gates. Our approach is based on Coherent Pauli Checks (CPCs) that detect errors in a Clifford circuit by verifying commutation rules between random Pauli-type check operators and the considered circuit. Our main contributions are as follows. First, we derive a simple formula for the probability that a Clifford circuit protected by CPCs contains a logical error. In the limit of a large number of checks, the logical error probability is shown to approach the value , where is the number of qubits and is the depolarizing error rate. Our formula…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsQuantum Computing Algorithms and Architecture · Quantum Information and Cryptography · Low-power high-performance VLSI design
