Purity decay rate in random circuits with different configurations of gates
Ja\v{s} Bensa, Marko \v{Z}nidari\v{c}

TL;DR
This paper analyzes how the purity, a measure of entanglement, decays over time in a chain of qubits with various configurations of random two-site gates, revealing a two-stage decay process influenced by circuit geometry.
Contribution
It introduces a Markov chain approach to model purity decay in different qubit circuit geometries, including a reduction to a polynomial transfer matrix for analysis.
Findings
Purity decays in two stages: initial decay with rate λ_eff and asymptotic decay with second largest eigenvalue λ_2.
The effective decay rate λ_eff depends on bipartition location and gate geometry.
Most configurations exhibit a two-stage decay, with brick-wall being an exception.
Abstract
We study purity decay -- a measure of bipartite entanglement -- in a chain of qubits under the action of various geometries of nearest-neighbor random two-site unitary gates. We use a Markov chain description of average purity evolution, using further reduction to obtain a transfer matrix of only polynomial dimension in . In most circuits, an exception being the brick-wall configuration, purity decays to its asymptotic value in two stages: the initial thermodynamically relevant decay persisting up to extensive times is , with not necessarily being in the spectrum of the transfer matrix, while the ultimate asymptotic decay is given by the second largest eigenvalue of the transfer matrix. The effective rate depends on the location of bipartition boundaries as well as on the geometry of…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvancements in Semiconductor Devices and Circuit Design · Neural Networks and Applications · Low-power high-performance VLSI design
