A Reorder Trick for Decision Diagram Based Quantum Circuit Simulation
Jingcheng Shen, Linbo Long, Masao Okita, Fumihiko Ino

TL;DR
This paper introduces a reorder trick that significantly accelerates decision diagram based quantum circuit simulation, especially for Quantum Phase Estimation circuits, achieving speedups up to 313.6 times.
Contribution
The paper proposes a simple yet effective reorder trick that enhances the performance of decision diagram based quantum circuit simulators for specific circuit classes.
Findings
Achieved up to 313.6x speedup in Quantum Phase Estimation circuit simulation.
Identified circuit classes where decision diagram simulators underperform without the trick.
Demonstrated the effectiveness of the reorder trick through preliminary evaluations.
Abstract
Quantum computing is a hotspot technology for its potential to accelerate specific applications by exploiting quantum parallelism. However, current physical quantum computers are limited to a relatively small scale, simulators based on conventional machines are significantly relied on to perform quantum computing research. The straightforward array-based simulators require a tremendous amount of memory that increases exponentially with respect to the number of qubits. To mitigate such computing resource concerns, decision diagram based simulators were proposed that can efficiently exploit data redundancies in quantum states and operations. In this paper, we study two classes of quantum circuits on which the state-of-the-art decision diagram based simulators failed to perform well in terms of simulation time. We also propose a simple and powerful reorder trick to boost the simulation of…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsQuantum Computing Algorithms and Architecture · Parallel Computing and Optimization Techniques · Low-power high-performance VLSI design
