Hierarchical quantum circuit representations for neural architecture search
Matt Lourens, Ilya Sinayskiy, Daniel K. Park, Carsten Blank and, Francesco Petruccione

TL;DR
This paper introduces a novel framework for representing hierarchical quantum neural network architectures, enabling efficient neural architecture search and improving model performance for quantum machine learning tasks.
Contribution
It proposes a new representation for QCNN architectures inspired by NAS techniques, facilitating search space design and architecture optimization.
Findings
Generated QCNN families resembling reverse binary trees.
Evaluated models on GTZAN dataset for music genre classification.
Used genetic algorithms for Quantum Phase Recognition with the new framework.
Abstract
Machine learning with hierarchical quantum circuits, usually referred to as Quantum Convolutional Neural Networks (QCNNs), is a promising prospect for near-term quantum computing. The QCNN is a circuit model inspired by the architecture of Convolutional Neural Networks (CNNs). CNNs are successful because they do not need manual feature design and can learn high-level features from raw data. Neural Architecture Search (NAS) builds on this success by learning network architecture and achieves state-of-the-art performance. However, applying NAS to QCNNs presents unique challenges due to the lack of a well-defined search space. In this work, we propose a novel framework for representing QCNN architectures using techniques from NAS, which enables search space design and architecture search. Using this framework, we generate a family of popular QCNNs, those resembling reverse binary trees. We…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Code & Models
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsQuantum Computing Algorithms and Architecture · Advancements in Semiconductor Devices and Circuit Design · Low-power high-performance VLSI design
