SDC-based Resource Constrained Scheduling for Quantum Control Architectures
Razvan Nane

TL;DR
This paper introduces a novel SDC-based resource constrained scheduling algorithm tailored for quantum control architectures, addressing scalability and timing constraints in quantum instruction scheduling.
Contribution
It adapts the SDC formulation from reconfigurable computing to quantum scheduling, offering a scalable and flexible solution for quantum instruction timing and resource management.
Findings
SDC-based scheduling finds better schedules than list scheduling.
The approach models flexible relative timing constraints effectively.
It demonstrates improved scalability for quantum control instruction scheduling.
Abstract
Instruction scheduling is a key transformation in backend compilers that take an untimed description of an algorithm and assigns time slots to the algorithm's instructions so that they can be executed as efficiently as possible while taking into account the target processor limitations, such as the amount of computational units available. For example, for a superconducting quantum processor these restrictions include the amount of analogue instruments available to play the waveforms to drive the qubit rotations or on-chip connectivity between qubits. Current small-scale quantum processors contain only a few qubits; therefore, it is feasible to drive qubits individually albeit not scalable. Consequently, for NISQ and beyond NISQ devices, it is expected that classical instrument sharing to be designed in the future quantum control architectures where several qubits are connected to an…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsQuantum Computing Algorithms and Architecture · Parallel Computing and Optimization Techniques · Low-power high-performance VLSI design
