Reverse Engineering of Integrated Circuits: Tools and Techniques
Abhijitt Dhavlle

TL;DR
This paper reviews IC reverse engineering attacks and cryptographic vulnerabilities, and proposes defenses including a hardened platform to improve security against sophisticated threats in integrated circuits.
Contribution
It introduces a new hardened platform framework to defend against reverse engineering and SAT attacks on cryptographic and IC designs.
Findings
Analysis of reverse engineering attack techniques
Identification of vulnerabilities in cryptographic systems
Proposal of a new defense framework
Abstract
Consumer and defense systems demanded design and manufacturing of electronics with increased performance, compared to their predecessors. As such systems became ubiquitous in a plethora of domains, their application surface increased, thus making them a target for adversaries. Hence, with improved performance the aspect of security demanded even more attention of the designers. The research community is rife with extensive details of attacks that target the confidential design details by exploiting vulnerabilities. The adversary could target the physical design of a semiconductor chip or break a cryptographic algorithm by extracting the secret keys, using attacks that will be discussed in this thesis. This thesis focuses on presenting a brief overview of IC reverse engineering attack and attacks targeting cryptographic systems. Further, the thesis presents my contributions to the…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsPhysical Unclonable Functions (PUFs) and Hardware Security · Cryptographic Implementations and Security · Advanced Malware Detection Techniques
