Domain-Specific Quantum Architecture Optimization
Wan-Hsuan Lin, Bochen Tan, Murphy Yuezhen Niu, Jason Kimko, and Jason, Cong

TL;DR
This paper introduces a framework for customizing quantum processor architectures, particularly qubit connectivity, to improve performance and fidelity for near-term quantum algorithms, integrating optimization with an optimal compiler.
Contribution
It is the first to combine architecture optimization with an optimal compiler, evaluate connectivity impacts under realistic error models, and benchmark on practical quantum circuits.
Findings
Up to 59% fidelity improvement for QAOA on heavy-hexagon architecture
Up to 14% fidelity improvement on grid architecture for QAOA
11% and 605% fidelity improvements for QCNN on heavy-hexagon and grid architectures
Abstract
With the steady progress in quantum computing over recent years, roadmaps for upscaling quantum processors have relied heavily on the targeted qubit architectures. So far, similarly to the early age of classical computing, these designs have been crafted by human experts. These general-purpose architectures, however, leave room for customization and optimization, especially when targeting popular near-term QC applications. In classical computing, customized architectures have demonstrated significant performance and energy efficiency gains over general-purpose counterparts. In this paper, we present a framework for optimizing quantum architectures, specifically through customizing qubit connectivity. It is the first work that (1) provides performance guarantees by integrating architecture optimization with an optimal compiler, (2) evaluates the impact of connectivity customization under…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsQuantum Computing Algorithms and Architecture · Quantum Information and Cryptography · Low-power high-performance VLSI design
