A Transistor Operations Model for Deep Learning Energy Consumption Scaling Law
Chen Li, Antonios Tsourdos, Weisi Guo

TL;DR
This paper introduces a transistor operations-based model that accurately predicts deep learning energy consumption across various models and hardware configurations, addressing the nonlinear limitations of previous linear proxies.
Contribution
It develops a bottom-level transistor operations model that captures nonlinear activation effects and neural network structure, significantly improving energy consumption prediction accuracy.
Findings
Achieves 93.61% - 99.51% prediction accuracy.
Effectively models energy consumption across different hardware.
Addresses nonlinearities in DL models for better energy estimation.
Abstract
Deep Learning (DL) has transformed the automation of a wide range of industries and finds increasing ubiquity in society. The high complexity of DL models and its widespread adoption has led to global energy consumption doubling every 3-4 months. Currently, the relationship between the DL model configuration and energy consumption is not well established. At a general computational energy model level, there is both strong dependency to both the hardware architecture (e.g. generic processors with different configuration of inner components- CPU and GPU, programmable integrated circuits - FPGA), as well as different interacting energy consumption aspects (e.g., data movement, calculation, control). At the DL model level, we need to translate non-linear activation functions and its interaction with data into calculation tasks. Current methods mainly linearize nonlinear DL models to…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvanced Neural Network Applications · Parallel Computing and Optimization Techniques · Low-power high-performance VLSI design
