Worst-Case Dynamic Power Distribution Network Noise Prediction Using Convolutional Neural Network
Xiao Dong, Yufei Chen, Xunzhao Yin, Cheng Zhuo

TL;DR
This paper introduces a scalable convolutional neural network framework that efficiently predicts worst-case dynamic power distribution network noise, significantly reducing simulation time while maintaining high accuracy.
Contribution
It presents a novel CNN architecture and redundancy reduction techniques for scalable, accurate worst-case PDN noise prediction, outperforming existing methods.
Findings
Achieves 0.63-1.02% mean relative error in noise prediction.
Provides 25-69 times speedup over traditional tools.
Outperforms state-of-the-art machine learning approaches.
Abstract
Worst-case dynamic PDN noise analysis is an essential step in PDN sign-off to ensure the performance and reliability of chips. However, with the growing PDN size and increasing scenarios to be validated, it becomes very time- and resource-consuming to conduct full-stack PDN simulation to check the worst-case noise for different test vectors. Recently, various works have proposed machine learning based methods for supply noise prediction, many of which still suffer from large training overhead, inefficiency, or non-scalability. Thus, this paper proposed an efficient and scalable framework for the worst-case dynamic PDN noise prediction. The framework first reduces the spatial and temporal redundancy in the PDN and input current vector, and then employs efficient feature extraction as well as a novel convolutional neural network architecture to predict the worst-case dynamic PDN noise.…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsElectromagnetic Compatibility and Noise Suppression · Electrostatic Discharge in Electronics · Low-power high-performance VLSI design
