Optimization of Quantum Read-Only Memory Circuits
Koustubh Phalak, Mahabubul Alam, Abdullah Ash-Saki, Rasit Onur, Topaloglu, Swaroop Ghosh

TL;DR
This paper introduces optimization techniques for Quantum Read-Only Memory (QROM) circuits, significantly reducing their depth, gate count, and compilation time, thus making them more practical for wider address ranges in NISQ quantum computers.
Contribution
The paper presents novel predecoding and qubit reset methods that optimize QROM circuits, achieving substantial reductions in circuit complexity and error rates compared to naive implementations.
Findings
At least 2X reduction in gates and depth for 8-bit QROMs.
Up to 75X reduction in circuit depth and 85X in compilation time.
Fidelity improvements up to 73% with the proposed methods.
Abstract
Quantum computing is a rapidly expanding field with applications ranging from optimization all the way to complex machine learning tasks. Quantum memories, while lacking in practical quantum computers, have the potential to bring quantum advantage. In quantum machine learning applications for example, a quantum memory can simplify the data loading process and potentially accelerate the learning task. Quantum memory can also store intermediate quantum state of qubits that can be reused for computation. However, the depth, gate count and compilation time of quantum memories such as, Quantum Read Only Memory (QROM) scale exponentially with the number of address lines making them impractical in state-of-the-art Noisy Intermediate-Scale Quantum (NISQ) computers beyond 4-bit addresses. In this paper, we propose techniques such as, predecoding logic and qubit reset to reduce the depth and gate…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsQuantum Computing Algorithms and Architecture · Cloud Computing and Resource Management · Low-power high-performance VLSI design
