Towards Collaborative Intelligence: Routability Estimation based on Decentralized Private Data
Jingyu Pan, Chen-Chia Chang, Zhiyao Xie, Ang Li, Minxue Tang, Tunhou, Zhang, Jiang Hu, Yiran Chen

TL;DR
This paper introduces a federated learning approach for EDA design tasks, enabling collaborative model training across companies without sharing sensitive data, leading to improved accuracy and better routability estimation.
Contribution
It proposes a novel federated learning framework and a customized ML model, FLNet, for privacy-preserving collaborative EDA model training, outperforming existing estimators.
Findings
Collaborative training improves accuracy by 11%.
FLNet outperforms previous routability estimators.
Decentralized training enhances model performance.
Abstract
Applying machine learning (ML) in design flow is a popular trend in EDA with various applications from design quality predictions to optimizations. Despite its promise, which has been demonstrated in both academic researches and industrial tools, its effectiveness largely hinges on the availability of a large amount of high-quality training data. In reality, EDA developers have very limited access to the latest design data, which is owned by design companies and mostly confidential. Although one can commission ML model training to a design company, the data of a single company might be still inadequate or biased, especially for small companies. Such data availability problem is becoming the limiting constraint on future growth of ML for chip design. In this work, we propose an Federated-Learning based approach for well-studied ML applications in EDA. Our approach allows an ML model to…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsSemiconductor materials and devices · Integrated Circuits and Semiconductor Failure Analysis · VLSI and Analog Circuit Testing
