NNReArch: A Tensor Program Scheduling Framework Against Neural Network Architecture Reverse Engineering
Yukui Luo, Shijin Duan, Cheng Gongye, Yunsi Fei, Xiaolin Xu

TL;DR
This paper introduces NNReArch, a tensor program scheduling framework that obfuscates EM side-channel leakage to protect DNN architectures from reverse engineering, balancing security and performance on VTA accelerators.
Contribution
The paper presents a novel scheduling framework that reshapes EM traces to hinder architecture reverse engineering, with practical implementation and evaluation on VTA hardware.
Findings
Effectively confuses EM-based reverse engineering
Achieves security with minimal performance overhead
Enhances DNN architecture confidentiality
Abstract
Architecture reverse engineering has become an emerging attack against deep neural network (DNN) implementations. Several prior works have utilized side-channel leakage to recover the model architecture while the target is executing on a hardware acceleration platform. In this work, we target an open-source deep-learning accelerator, Versatile Tensor Accelerator (VTA), and utilize electromagnetic (EM) side-channel leakage to comprehensively learn the association between DNN architecture configurations and EM emanations. We also consider the holistic system -- including the low-level tensor program code of the VTA accelerator on a Xilinx FPGA and explore the effect of such low-level configurations on the EM leakage. Our study demonstrates that both the optimization and configuration of tensor programs will affect the EM side-channel leakage. Gaining knowledge of the association between…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdversarial Robustness in Machine Learning · Radiation Effects in Electronics · Low-power high-performance VLSI design
