VirtualSync+: Timing Optimization with Virtual Synchronization

TL;DR

VirtualSync+ introduces a novel timing model allowing signals to propagate through multiple sequential stages without flip-flops, enhancing circuit performance beyond traditional limits while maintaining design compatibility.

Contribution

The paper proposes VirtualSync+, a new timing model that relaxes flip-flop constraints to improve circuit performance beyond traditional synchronous design limits.

Findings

Circuit performance improved by up to 4% with negligible area increase.

VirtualSync+ surpasses traditional timing limits in experimental results.

Enhanced optimization with commercial tools yields more accurate results.

Abstract

In digital circuit designs, sequential components such as flip-flops are used to synchronize signal propagations. Logic computations are aligned at and thus isolated by flip-flop stages. Although this fully synchronous style can reduce design efforts significantly, it may affect circuit performance negatively, because sequential components can only introduce delays into signal propagations but never accelerate them. In this paper, we propose a new timing model, VirtualSync+, in which signals, specially those along critical paths, are allowed to propagate through several sequential stages without flip-flops. Timing constraints are still satisfied at the boundary of the optimized circuit to maintain a consistent interface with existing designs. By removing clock-to-q delays and setup time requirements of flip-flops on critical paths, the performance of a circuit can be pushed even beyond the limit of traditional sequential designs. In addition, we further enhance the optimization with VirtualSync+ by fine-tuning with commercial design tools, e.g., Design Compiler from Synopsys, to achieve more accurate result. Experimental results demonstrate that circuit performance can be improved by up to 4% (average 1.5%) compared with that after extreme retiming and sizing, while the increase of area is still negligible. This timing performance is enhanced beyond the limit of traditional sequential designs. It also demonstrates that compared with those after retiming and sizing, the circuits with VirtualSync+ can achieve better timing performance under the same area cost or smaller area cost under the same clock period, respectively.