Building Your Own Trusted Execution Environments Using FPGA
Md Armanuzzaman, Ahmad-Reza Sadeghi, Ziming Zhao

TL;DR
BYOTee enables customizable, hardware-assisted trusted enclaves on FPGA devices, addressing limitations of proprietary TEEs by providing flexible, secure, and attestable environments for sensitive applications.
Contribution
This paper introduces BYOTee, a framework for building customizable trusted execution environments on FPGA, enhancing flexibility, security, and attestation capabilities over existing TEEs.
Findings
Successfully implemented BYOTee on Xilinx Zynq-7000 FPGA.
Demonstrated security and performance benefits with multiple enclaves.
Supported diverse applications with effective attestation mechanisms.
Abstract
In recent years, we have witnessed unprecedented growth in using hardware-assisted Trusted Execution Environments (TEE) or enclaves to protect sensitive code and data on commodity devices thanks to new hardware security features, such as Intel SGX and Arm TrustZone. Even though the proprietary TEEs bring many benefits, they have been criticized for lack of transparency, vulnerabilities, and various restrictions. For example, existing TEEs only provide a static and fixed hardware Trusted Computing Base (TCB), which cannot be customized for different applications. Existing TEEs time-share a processor core with the Rich Execution Environment (REE), making execution less efficient and vulnerable to cache side-channel attacks. Moreover, TrustZone lacks hardware support for multiple TEEs, remote attestation, and memory encryption. In this paper, we present BYOTee (Build Your Own Trusted…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Code & Models
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsSecurity and Verification in Computing · Cloud Data Security Solutions · Advanced Memory and Neural Computing
