NORM: An FPGA-based Non-volatile Memory Emulation Framework for Intermittent Computing
Simone Ruffini, Luca Caronti, Kas{\i}m Sinan Y{\i}ld{\i}r{\i}m, Davide, Brunelli

TL;DR
NORM is an FPGA-based framework that emulates non-volatile memory behavior to facilitate the design and validation of intermittent computing systems, addressing the lack of prototyping tools.
Contribution
It introduces NORM, a novel FPGA-based emulator enabling rapid prototyping and verification of intermittent computing architectures with non-volatile memories.
Findings
Successfully emulates FeRAM-based architectures
Enables validation of intermittent computing systems
Facilitates rapid prototyping and testing
Abstract
Intermittent computing systems operate by relying only on harvested energy accumulated in their tiny energy reservoirs, typically capacitors. An intermittent device dies due to a power failure when there is no energy in its capacitor and boots again when the harvested energy is sufficient to power its hardware components. Power failures prevent the forward progress of computation due to the frequent loss of computational state. To remedy this problem, intermittent computing systems comprise built-in fast non-volatile memories with high write endurance to store information that persists despite frequent power failures. However, the lack of design tools makes fast-prototyping these systems difficult. Even though FPGAs are common platforms for fast prototyping and behavioral verification of continuously-powered architectures, they do not target prototyping intermittent computing systems.…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
