Variability aware Golden Reference Free methodology for Hardware Trojan Detection Using Robust Delay Analysis
Ramakrishna Vaikuntapu, Vineet Sahula, Lava Bhargava

TL;DR
This paper introduces a process variation-aware, self-referencing delay analysis method for detecting hardware Trojans in integrated circuits without relying on golden reference chips, achieving high detection accuracy.
Contribution
It proposes a novel self-referencing delay analysis technique that uses symmetric path delays and path insertion to detect hardware Trojans, independent of golden ICs.
Findings
Achieves 100% true positive rate in simulations
False positive rate is less than 3%
Effective under up to 15% intra-die and 20% inter-die variations
Abstract
Many fabless semiconductor companies outsource their designs to third-party fabrication houses. As trustworthiness of chain after outsourcing including fabrication houses is not established, any adversary in between, with malicious intent may tamper the design by inserting Hardware Trojans (HTs). Detection of such HTs is of utmost importance to assure the trust and integrity of the chips. However, the efficiency of detection techniques based on side-channel analysis is largely affected by process variations. In this paper, a methodology for detecting HTs by analyzing the delays of topologically symmetric paths is proposed. The proposed technique, rather than depending on golden ICs as a reference for HT detection, employs the concept of self-referencing. In this work, the fact that delays of topologically symmetric paths in an IC will be affected similarly by process variations is…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsPhysical Unclonable Functions (PUFs) and Hardware Security · Integrated Circuits and Semiconductor Failure Analysis · VLSI and Analog Circuit Testing
