Visilence: An Interactive Visualization Tool for Error Resilience Analysis
Shaolun Ruan, Yong Wang, Qiang Guan

TL;DR
Visilence is an interactive visualization tool that helps HPC developers identify and analyze error vulnerabilities in applications by visualizing affected program states and control-flow graphs, improving error resilience analysis.
Contribution
The paper introduces Visilence, a novel visualization tool that enables visual analysis of error vulnerability in HPC applications based on control-flow graphs.
Findings
Effectively visualizes affected program states under injected errors.
Identifies the most vulnerable parts of HPC applications.
Demonstrates usefulness through a case study.
Abstract
Soft errors have become one of the major concerns for HPC applications, as those errors can result in seriously corrupted outcomes, such as silent data corruptions (SDCs). Prior studies on error resilience have studied the robustness of HPC applications. However, it is still difficult for program developers to identify potential vulnerability to soft errors. In this paper, we present Visilence, a novel visualization tool to visually analyze error vulnerability based on the control-flow graph generated from HPC applications. Visilence efficiently visualizes the affected program states under injected errors and presents the visual analysis of the most vulnerable parts of an application. We demonstrate the effectiveness of Visilence through a case study.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsSoftware System Performance and Reliability · Software Engineering Research · Security and Verification in Computing
