Circuit Symmetry Verification Mitigates Quantum-Domain Impairments
Yifeng Xiong, Daryus Chandra, Soon Xin Ng, Lajos Hanzo

TL;DR
This paper introduces circuit-oriented symmetry verification techniques, including the spatio-temporal stabilizer, to improve error mitigation in noisy quantum computers by verifying circuit properties without needing quantum state knowledge.
Contribution
It proposes novel symmetry verification methods, especially the spatio-temporal stabilizer, for circuit-level error mitigation in quantum computing.
Findings
Effective verification of circuit commutativity without quantum state knowledge
Application to quantum Fourier transform and QAOA algorithms
Enhanced error mitigation capabilities demonstrated
Abstract
State-of-the-art noisy intermediate-scale quantum computers require low-complexity techniques for the mitigation of computational errors inflicted by quantum decoherence. Symmetry verification constitutes a class of quantum error mitigation (QEM) techniques, which distinguishes erroneous computational results from the correct ones by exploiting the intrinsic symmetry of the computational tasks themselves. Inspired by the benefits of quantum switch in the quantum communication theory, we propose beneficial techniques for circuit-oriented symmetry verification that are capable of verifying the commutativity of quantum circuits without the knowledge of the quantum state. In particular, we propose the spatio-temporal stabilizer (STS) technique, which generalizes the conventional quantum-domain stabilizer formalism to circuit-oriented stabilizers. The applicability and implementational…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsQuantum Computing Algorithms and Architecture · Quantum Information and Cryptography · Low-power high-performance VLSI design
