Towards Hardware Support for FPGA Resource Elasticity
Ahsan Javed Awan, Fidan Aliyeva

TL;DR
This paper proposes a hardware framework for FPGA resource elasticity that dynamically adjusts partition sizes and reconfigures regions to optimize resource utilization for multi-tenant cloud applications.
Contribution
It introduces a reconfigurable FPGA shell with dynamic region management and communication infrastructure, enabling flexible resource allocation for diverse application needs.
Findings
Enables dynamic resizing of FPGA regions based on application requirements.
Improves resource utilization and reduces underutilization of FPGA resources.
Supports multi-tenant FPGA deployment with flexible resource sharing.
Abstract
FPGAs are increasingly being deployed in the cloud to accelerate diverse applications. They are to be shared among multiple tenants to improve the total cost of ownership. Partial reconfiguration technology enables multi-tenancy on FPGA by partitioning it into regions, each hosting a specific application's accelerator. However, the region's size can not be changed once they are defined, resulting in the underutilization of FPGA resources. This paper argues to divide the acceleration requirements of an application into multiple small computation modules. The devised FPGA shell can reconfigure the available PR regions with those modules and enable them to communicate with each other over Crossbar interconnect with the Wishbone bus interface. For each PR region being reconfigured, it updates the register file with the valid destination addresses and the bandwidth allocation of the…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsEmbedded Systems Design Techniques · Interconnection Networks and Systems · VLSI and FPGA Design Techniques
