Efficient Floating Point Arithmetic for Quantum Computers
Raphael Seidel, Nikolay Tcholtchev, Sebastian Bock, Colin Kai-Uwe, Becker, Manfred Hauswirth

TL;DR
This paper introduces a novel quantum arithmetic framework using semi-boolean polynomials, enabling efficient floating-point operations and significant circuit depth reduction for quantum computations.
Contribution
It develops a new encoding method for signed and floating-point numbers in quantum circuits, extending Fourier-arithmetic algorithms with enhancements like ancilla-free multiplication.
Findings
90% circuit depth reduction in 32-bit unsigned integer multiplication
New encoding for signed and floating-point numbers in quantum circuits
Enhanced semi-boolean polynomial evaluation methods
Abstract
One of the major promises of quantum computing is the realization of SIMD (single instruction - multiple data) operations using the phenomenon of superposition. Since the dimension of the state space grows exponentially with the number of qubits, we can easily reach situations where we pay less than a single quantum gate per data point for data-processing instructions which would be rather expensive in classical computing. Formulating such instructions in terms of quantum gates, however, still remains a challenging task. Laying out the foundational functions for more advanced data-processing is therefore a subject of paramount importance for advancing the realm of quantum computing. In this paper, we introduce the formalism of encoding so called-semi-boolean polynomials. As it turns out, arithmetic ring operations can be formulated as semi-boolean polynomial…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsQuantum Computing Algorithms and Architecture · Numerical Methods and Algorithms · Low-power high-performance VLSI design
