How Not to Protect Your IP -- An Industry-Wide Break of IEEE 1735 Implementations
Julian Speith, Florian Schweins, Maik Ender, Marc Fyrbiak, Alexander, May, Christof Paar

TL;DR
This paper reveals critical structural weaknesses in the IEEE 1735-2014 standard for IP protection, demonstrating that private keys can be recovered from major EDA tools, leading to an industry-wide security breach.
Contribution
It uncovers inherent insecurities in IEEE 1735-2014, demonstrates practical key recovery from real-world tools, and discloses cryptanalytical attacks on RSA white-box schemes used in industry.
Findings
Private keys recovered from multiple EDA vendors.
All protected IP cores can be decrypted and modified.
Three RSA white-box schemes are cryptanalyzed and broken.
Abstract
Modern hardware systems are composed of a variety of third-party Intellectual Property (IP) cores to implement their overall functionality. Since hardware design is a globalized process involving various (untrusted) stakeholders, a secure management of the valuable IP between authors and users is inevitable to protect them from unauthorized access and modification. To this end, the widely adopted IEEE standard 1735-2014 was created to ensure confidentiality and integrity. In this paper, we outline structural weaknesses in IEEE 1735 that cannot be fixed with cryptographic solutions (given the contemporary hardware design process) and thus render the standard inherently insecure. We practically demonstrate the weaknesses by recovering the private keys of IEEE 1735 implementations from major Electronic Design Automation (EDA) tool vendors, namely Intel, Xilinx, Cadence, Siemens,…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsPhysical Unclonable Functions (PUFs) and Hardware Security · Integrated Circuits and Semiconductor Failure Analysis · VLSI and Analog Circuit Testing
