CIDAN: Computing in DRAM with\\Artificial Neurons
Gian Singh, Ankit Wagle, Sarma Vrudhula, Sunil Khatri

TL;DR
CIDAN introduces a novel in-memory architecture using artificial neuron-based processing elements, achieving significant performance and energy efficiency improvements for Boolean function evaluation on large bit vectors.
Contribution
The paper presents CIDAN, a new in-memory computing architecture utilizing threshold logic gates as processing elements, offering substantial performance and energy benefits over existing in-memory architectures.
Findings
3X performance improvement over state-of-the-art in-memory architectures
2X energy efficiency gain in evaluated algorithms
Effective evaluation of Boolean functions on large bit vectors
Abstract
Numerous applications such as graph processing, cryptography, databases, bioinformatics, etc., involve the repeated evaluation of Boolean functions on large bit vectors. In-memory architectures which perform processing in memory (PIM) are tailored for such applications. This paper describes a different architecture for in-memory computation called CIDAN, that achieves a 3X improvement in performance and a 2X improvement in energy for a representative set of algorithms over the state-of-the-art in-memory architectures. CIDAN uses a new basic processing element called a TLPE, which comprises a threshold logic gate (TLG) (a.k.a artificial neuron or perceptron). The implementation of a TLG within a TLPE is equivalent to a multi-input, edge-triggered flipflop that computes a subset of threshold functions of its inputs. The specific threshold function is selected on each cycle by…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
