Third-Party Hardware IP Assurance against Trojans through Supervised Learning and Post-processing
Pravin Gaikwad, Jonathan Cruz, Prabuddha Chakraborty, Swarup Bhunia,, Tamzidul Hoque

TL;DR
This paper introduces VIPR, a machine learning-based framework for detecting hardware Trojans in third-party IPs without needing trusted training data, significantly reducing false positives and improving security verification.
Contribution
VIPR provides a novel ML-based trust verification framework that eliminates the need for trusted designs and enhances Trojan detection accuracy in third-party IPs.
Findings
Reduces false positives by up to 92.85%.
Effective detection across multiple Trojan benchmarks.
No requirement for trusted Trojan-free training data.
Abstract
System-on-chip (SoC) developers increasingly rely on pre-verified hardware intellectual property (IP) blocks acquired from untrusted third-party vendors. These IPs might contain hidden malicious functionalities or hardware Trojans to compromise the security of the fabricated SoCs. Recently, supervised machine learning (ML) techniques have shown promising capability in identifying nets of potential Trojans in third party IPs (3PIPs). However, they bring several major challenges. First, they do not guide us to an optimal choice of features that reliably covers diverse classes of Trojans. Second, they require multiple Trojan-free/trusted designs to insert known Trojans and generate a trained model. Even if a set of trusted designs are available for training, the suspect IP could be inherently very different from the set of trusted designs, which may negatively impact the verification…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsPhysical Unclonable Functions (PUFs) and Hardware Security · Integrated Circuits and Semiconductor Failure Analysis · Neuroscience and Neural Engineering
