UNTANGLE: Unlocking Routing and Logic Obfuscation Using Graph Neural Networks-based Link Prediction
Lilas Alrahis, Satwik Patnaik, Muhammad Abdullah Hanif, Muhammad, Shafique, and Ozgur Sinanoglu

TL;DR
This paper introduces UNTANGLE, a graph neural network-based link prediction attack that effectively breaks SAT-hard logic locking schemes like InterLock, revealing hidden circuit paths without needing an activated IC, thus exposing vulnerabilities in current obfuscation methods.
Contribution
We propose a novel link prediction attack using graph neural networks that can break SAT-hard logic locking schemes like InterLock without an oracle, demonstrating a new vulnerability.
Findings
UNTANGLE achieves 100% precision in unlocking circuits
The attack works in seconds on complex locked circuits
It applies to multiple obfuscation techniques including MUX-based locking
Abstract
Logic locking aims to prevent intellectual property (IP) piracy and unauthorized overproduction of integrated circuits (ICs). However, initial logic locking techniques were vulnerable to the Boolean satisfiability (SAT)-based attacks. In response, researchers proposed various SAT-resistant locking techniques such as point function-based locking and symmetric interconnection (SAT-hard) obfuscation. We focus on the latter since point function-based locking suffers from various structural vulnerabilities. The SAT-hard logic locking technique, InterLock [1], achieves a unified logic and routing obfuscation that thwarts state-of-the-art attacks on logic locking. In this work, we propose a novel link prediction-based attack, UNTANGLE, that successfully breaks InterLock in an oracle-less setting without having access to an activated IC (oracle). Since InterLock hides selected timing paths in…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Code & Models
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsIntegrated Circuits and Semiconductor Failure Analysis · Physical Unclonable Functions (PUFs) and Hardware Security · Advancements in Semiconductor Devices and Circuit Design
