Encoder-Decoder Networks for Analyzing Thermal and Power Delivery Networks
Vidya A. Chhabria, Vipul Ahuja, Ashwath Prabhu, Nikhil Patil, Palkesh, Jain, Sachin S. Sapatnekar

TL;DR
This paper introduces encoder-decoder neural networks to rapidly analyze power delivery and thermal characteristics in integrated circuits, significantly reducing computation time while maintaining accuracy.
Contribution
It presents novel machine learning models for IC analysis tasks, enabling fast, transferable predictions of IR drop, EM hotspots, and temperature.
Findings
Predictions are made in milliseconds, much faster than traditional tools.
Errors are negligibly small compared to commercial analysis tools.
Models are transferable across designs within the same technology and packing.
Abstract
Power delivery network (PDN) analysis and thermal analysis are computationally expensive tasks that are essential for successful IC design. Algorithmically, both these analyses have similar computational structure and complexity as they involve the solution to a partial differential equation of the same form. This paper converts these analyses into image-to-image and sequence-to-sequence translation tasks, which allows leveraging a class of machine learning models with an encoder-decoder-based generative (EDGe) architecture to address the time-intensive nature of these tasks. For PDN analysis, we propose two networks: (i) IREDGe: a full-chip static and dynamic IR drop predictor and (ii) EMEDGe: electromigration (EM) hotspot classifier based on input power, power grid distribution, and power pad distribution patterns. For thermal analysis, we propose ThermEDGe, a full-chip static and…
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsVLSI and FPGA Design Techniques · 3D IC and TSV technologies · Low-power high-performance VLSI design
