High Resolution Asynchronous Digital Event Timer
Farhat Iqbal, Waheed Rathore, Khawar Iqbal, Glulam. Jaffer

TL;DR
This paper presents a high-resolution, asynchronous digital event timer using FPGA technology, achieving 17.1ps precision suitable for advanced scientific and astronomical measurements like satellite laser ranging and LIDAR.
Contribution
The paper introduces a novel FPGA-based digital event timer with enhanced accuracy and resolution through a unique asynchronous vernier approach, outperforming existing timers.
Findings
Achieved 17.1ps timing resolution.
Implemented a FPGA-based design with GHz clock frequency.
Demonstrated suitability for high-precision scientific applications.
Abstract
Many scientific and astronomical instruments need precise time measurement with high resolution between two or more events which is very challenging since decades. Presently a fast response of high resolution 17.1ps Digital Event Timer (DET) has been implemented using FPGA. The floor plan of FPGA is purposely arranged to get the higher resolution for timing measurement. As compared to various event timers (time to digit converters), the present design has better accuracy and higher resolution. The present DET is using the clock frequency (GHz) capable of measuring time in fraction microseconds and a unique asynchronous vernier approach to measure the time fraction of clock cycle which increases its resolution compared to Digital Event Timers. Fast response and higher resolution make it a better choice for multi KHz satellite laser ranging and other LIDAR applications.
Peer Reviews
No public reviews on file for this paper yet. If you reviewed it on a platform where reviews are public (OpenReview, ICLR, NeurIPS, ICML), you can paste yours below so the community can read it here.
Videos
No videos yet. Explain this paper in a talk, walkthrough, or lecture? Add one.
Taxonomy
TopicsAdvancements in PLL and VCO Technologies · Advanced Frequency and Time Standards · Network Time Synchronization Technologies
