Designing a Streaming Data Coalescing Architecture for Scientific Detector ASICs with Variable Data Velocity

TL;DR

This paper introduces a novel ASIC architecture for scientific detectors that efficiently coalesces variable-length data streams with high and variable latency, enabling real-time, stall-free data transmission in digital detector systems.

Contribution

The paper proposes a new streaming data coalescing architecture for ASICs that handles variable data velocities and sizes, improving real-time data processing in scientific detectors.

Findings

Effective coalescing of variable-length data streams

Supports real-time, stall-free data transmission

Enhances digital functionality integration in ASICs

Abstract

Scientific detectors are a key technological enabler for many disciplines. Application-specific integrated circuits (ASICs) are used for many of these scientific detectors. Until recently, pixel detector ASICs have been used mainly for analog signal processing of the charge from the sensor layer and the transmission of raw pixel data off the detector ASIC. However, with the availability of more advanced ASIC technology nodes for scientific application, more digital functionality from the computing domains (e.g., compression) can be integrated directly into the detector ASIC to increase data velocity. However, these computing functionalities often have high and variable latency, whereas scientific detectors must operate in real-time (i.e., stall-free) to support continuous streaming of sampled data. This paper presents an example from the domain of pixel detectors with on-chip data compression for X-ray science applications. To address the challenges of variable-sized data from a parallel stream of compressors, we present an ASIC design architecture to coalesce variable-length data for transmission over a fixed bit-width network interface.